Zong Li 7df8500217 RISC-V: Change variable type for 32-bit compatible
Signed-off-by: Zong Li <zong@andestech.com>
Reviewed-by: Christoph Hellwig <hch@lst.de>
Signed-off-by: Palmer Dabbelt <palmer@sifive.com>
2018-07-04 13:56:52 -07:00
..
2017-09-26 15:26:49 -07:00
2017-09-26 15:26:46 -07:00
2017-09-26 15:26:48 -07:00
2017-09-26 15:26:48 -07:00
2018-05-19 08:46:26 +02:00
2017-09-26 15:26:48 -07:00
2018-01-30 19:12:06 -08:00
2017-09-26 15:26:49 -07:00