Ville Syrjälä 73bbf6bd90 drm/i915: Fix gen4 GPU reset
On pre-ctg the reset bit directly controls the reset signal. We must
assert it for >=20usec and then deassert it. Bit 1 is a RO status bit
which should also go down when the reset is no longer asserted.

Tested-by: Kenneth Graunke <kenneth@whitecape.org>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Signed-off-by: Daniel Vetter <daniel.vetter@ffwll.ch>
2014-12-03 09:29:36 +01:00
..
2014-11-23 14:29:44 -05:00
2014-10-08 17:37:16 -04:00
2014-12-02 10:58:33 +10:00
2014-11-17 11:25:29 -08:00
2014-09-22 16:48:47 +09:00
2014-12-03 09:29:36 +01:00
2014-10-15 07:23:49 +02:00
2014-11-16 15:34:31 -08:00
2014-10-07 21:29:18 -04:00
2014-11-02 14:45:52 -08:00
2014-10-21 08:17:43 -07:00
2014-11-29 10:15:31 -08:00
2014-12-02 10:58:33 +10:00
2014-10-15 07:23:49 +02:00