Boris Ostrovsky 1a022e3f1b idle, x86: Allow off-lined CPU to enter deeper C states
Currently when a CPU is off-lined it enters either MWAIT-based idle or,
if MWAIT is not desired or supported, HLT-based idle (which places the
processor in C1 state). This patch allows processors without MWAIT
support to stay in states deeper than C1.

Signed-off-by: Boris Ostrovsky <boris.ostrovsky@amd.com>
Signed-off-by: Len Brown <len.brown@intel.com>
2012-03-30 03:23:01 -04:00
..
2012-02-06 14:37:52 -05:00
2012-01-26 18:36:48 +00:00
2012-02-02 14:00:43 +05:30
2012-02-09 15:41:29 -05:00
2012-03-08 17:21:51 -08:00
2012-02-27 10:09:52 -06:00
2012-02-01 19:35:21 +01:00
2012-02-13 11:57:58 -07:00
2012-02-01 15:26:00 -05:00
2012-01-13 10:12:23 -08:00
2012-01-11 23:58:47 -05:00