android/android_kernel_asus_sm8350
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

PM / devfreq: tegra: Use clock rate constraints

Browse Source 
Now that we have per-user clocks and the possibility to set constraints
in a clock, set a floor constraint on the EMC clock.

Signed-off-by: Tomeu Vizoso <tomeu.vizoso@collabora.com>
Acked-by: MyungJoo Ham <myungjoo.ham@samsung.com>
This commit is contained in:
Tomeu Vizoso 2015-03-17 10:36:14 +01:00 committed by MyungJoo Ham
parent 11573e9132
commit c70eea739f
1 changed files with 5 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

15
drivers/devfreq/tegra-devfreq.c
View File

@ -497,10 +497,8 @@ static int tegra_devfreq_target(struct device *dev, unsigned long *freq,
rate = dev_pm_opp_get_freq(opp); rate = dev_pm_opp_get_freq(opp);
rcu_read_unlock(); rcu_read_unlock();
/* TODO: Once we have per-user clk constraints, set a floor */ clk_set_min_rate(tegra->emc_clock, rate);
clk_set_rate(tegra->emc_clock, rate); clk_set_rate(tegra->emc_clock, 0);
/* TODO: Set voltage as well */
return 0; return 0;
} }
@ -619,7 +617,6 @@ static int tegra_devfreq_probe(struct platform_device *pdev)
struct tegra_devfreq *tegra; struct tegra_devfreq *tegra;
struct tegra_devfreq_device *dev; struct tegra_devfreq_device *dev;
struct resource *res; struct resource *res;
unsigned long max_freq;
unsigned int i; unsigned int i;
int irq; int irq;
int err; int err;
@ -658,6 +655,8 @@ static int tegra_devfreq_probe(struct platform_device *pdev)
return err; return err;
} }
clk_set_rate(tegra->emc_clock, ULONG_MAX);
tegra->rate_change_nb.notifier_call = tegra_actmon_rate_notify_cb; tegra->rate_change_nb.notifier_call = tegra_actmon_rate_notify_cb;
err = clk_notifier_register(tegra->emc_clock, &tegra->rate_change_nb); err = clk_notifier_register(tegra->emc_clock, &tegra->rate_change_nb);
if (err) { if (err) {
@ -677,11 +676,7 @@ static int tegra_devfreq_probe(struct platform_device *pdev)
reset_control_deassert(tegra->reset); reset_control_deassert(tegra->reset);
max_freq = clk_round_rate(tegra->emc_clock, ULONG_MAX); tegra->max_freq = clk_round_rate(tegra->emc_clock, ULONG_MAX) / KHZ;
tegra->max_freq = max_freq / KHZ;
clk_set_rate(tegra->emc_clock, max_freq);
tegra->cur_freq = clk_get_rate(tegra->emc_clock) / KHZ; tegra->cur_freq = clk_get_rate(tegra->emc_clock) / KHZ;
actmon_writel(tegra, ACTMON_SAMPLING_PERIOD - 1, actmon_writel(tegra, ACTMON_SAMPLING_PERIOD - 1,