android/android_kernel_asus_sm8350
1
0
Fork 0
Code Issues Pull Requests Actions Packages Projects Releases Wiki Activity

[PATCH] Flush MMIO writes in reset sequence

Browse Source 
The obvious safe registers to read is one from PCI config space.

Signed-off-by: Grant Grundler <grundler@parisc-linux.org>
Signed-off-by: Kyle McMartin <kyle@parisc-linux.org>
Signed-off-by: Valerie Henson <val_henson@linux.intel.com>
Signed-off-by: Jeff Garzik <jeff@garzik.org>
This commit is contained in:
Grant Grundler 2006-09-08 11:15:37 -07:00 committed by Jeff Garzik
parent b892de0bd7
commit 40c0d87948
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
drivers/net/tulip/tulip_core.c
View File

@ -295,12 +295,14 @@ static void tulip_up(struct net_device *dev)
/* Reset the chip, holding bit 0 set at least 50 PCI cycles. */ /* Reset the chip, holding bit 0 set at least 50 PCI cycles. */
iowrite32(0x00000001, ioaddr + CSR0); iowrite32(0x00000001, ioaddr + CSR0);
pci_read_config_dword(tp->pdev, PCI_COMMAND, &i); /* flush write */
udelay(100); udelay(100);
/* Deassert reset. /* Deassert reset.
Wait the specified 50 PCI cycles after a reset by initializing Wait the specified 50 PCI cycles after a reset by initializing
Tx and Rx queues and the address filter list. */ Tx and Rx queues and the address filter list. */
iowrite32(tp->csr0, ioaddr + CSR0); iowrite32(tp->csr0, ioaddr + CSR0);
pci_read_config_dword(tp->pdev, PCI_COMMAND, &i); /* flush write */
udelay(100); udelay(100);
if (tulip_debug > 1) if (tulip_debug > 1)